Quote:
Originally posted by Arcadian:
Conrad, the Pentium 4 L1<->L2 bandwidth was designed to be both large, and taxable. By making the L1 cache Write-through, they are able to post writes directly to L2 without wasting more room in an already small L1. The only problem is if modified data is needed soon after it is written, but in that case, a mechanism called load-store forwarding is used.
Trust me: the Pentium 4 caches are designed the way they are designed because it's faster. To change a cache mode of operation is trivial; therefore, if being "Write-back" or "Write-combined" were faster, Intel would have made it that way.
Arcadian
Yeah, I shouldn't be armchair quarterbacking. I was simply speculating that the transfer request/rate for stores to the L2 have the capability of overflowing the number of available store buffers. I agree with you that my hypothesis probably is incorrect. However, I wish I had the luxury to develop and run a few architecture simulation models.