Has anyone taken a look at the strange layout of the AthlonXP L1 cache? Could this be that each block has it's own sum-address decoder?

http://www.aceshardware.com/read.jsp?id=45000368